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Abstract: In this paper, we present several resource-efficient algorithmic solutions regarding the fully 
parallel hardware implementation of the basic filtering operation performed in the convolutional 
layers of convolution neural networks. In fact, these basic operations calculate two inner products of 
neighboring vectors formed by a sliding time window from the current data stream with an impulse 
response of the M-tap finite impulse response filter. We used Winograd’s minimal filtering trick and 
applied it to develop fully parallel hardware-oriented algorithms for implementing the basic filtering 
operation for M= 3, 5, 7, 9, and 11. A fully parallel hardware implementation of the proposed 
algorithms in each case gives approximately 30% savings in the number of embedded multipliers 
compared to a fully parallel hardware implementation of the naive calculation methods. 
Keywords: convolution neural networks; Winograd’s minimal filtering algorithm; fast hardware-
oriented computations 
 
1. Introduction 
Today, artificial intelligence, deep learning and neural networks are powerful and incredibly 
effective machine learning methods used to solve many scientific and practical problems. Applications 
of deep neural networks for machine learning are diverse and rapidly developing, covering various 
areas of basic sciences, technologies and the real world [1, 2]. Among the various types of deep neural 
networks, convolutional neural networks (CNNs) are most widely used [3]. Although there are many 
optimizing methods to speed up CNN-based digital signal and image processing algorithms, it is still 
difficult to implement these algorithms in real-time low-power systems. The main and most time-
consuming operations in CNN are two-dimensional convolution operations. To speed up convolution 
computation, various algorithmic methods have been proposed [4-13]. The most common approach for 
efficient convolution implementation is the Fast Fourier Transform (FFT) algorithm [4-5]. The FFT-based 
convolution method is traditionally used for large length finite impulse response (FIR) filters, but 
modern CNNs use predominantly small length FIR filters. In this situation one of the most effective 
algorithms used in the computation of a small-length two-dimensional convolution is the Winograd's 
minimal filtering algorithm, which is most intensively used in recent time [6-13]. The algorithm 
computes linear convolution over small tiles with minimal complexity, which makes it more effective 
with small filters and small batch sizes. In fact, this algorithm calculates two inner products of 
neighboring vectors formed by a sliding time window from the current data stream with an impulse 
response of the 3-tap FIR filter.  
CNN contains several kinds of layers. However, the name of the convolutional neural network 
itself suggests that the convolutional layers are dominant in this type of network. In CNN, convolutional 
layers are the most computationally intensive, since in a typical implementation they occupied more 
than 90% of the CNN execution time [14]. In turn, convolution itself requires performing a large number 
of arithmetic operations. In many cases, convolution is performed on terabytes or petabytes of data, so 
even insignificant improvement can significantly reduce the computation time. That is why developers 
of such type networks seek and design efficient ways of implementing convolution using the smallest 
possible number of arithmetic operations. Especially, algorithm developers try to minimize the number 
of multiplications since this operation is more complex than addition. Despite the fact that the execution 
time of addition and multiplication in modern computers is supposedly comparable, nevertheless, 
multiplication requires more manipulations with operands, therefore its implementation requires more 
time and effort than expected. As a result of the multiplication of two n-bit operands, a 2n-bit product 
is obtained. This is why in all fixed-point digital signal processing (DSP) units the product register and 
the accumulator are double the widths of all other registers. However, in such a case, two-time access 
to memory during both writing and reading is required. This increases the actual multiplication time. 
For example, 32-bit integer multiplication on GPU takes 16 clock cycles. Floating-point multiplication 
operations require even rather more complicated housekeeping. Therefore, the statement that in 
modern processors the multiplication operation takes the same time as the addition is somewhat 
exaggerated.  
Another way to solve this problem is to take advantage of the massive parallelism offered by 
graphic processing units (GPUs), application-specific integrated circuit (ASIC) and field programmable 
gate array (FPGA) devices to implement a large amount of internal parallelism demonstrated by CNN-
based algorithms [14-30]. GPUs are the most popular and widely used accelerators for improving 
training and classification processes at CNN [15-17]. This is due to their high performance when 
performing matrix operations [18]. However, GPU accelerators consume a large amount of energy and 
therefore their use in CNN-based applications implemented in on-board battery-powered mobile 
devices is becoming a problem. ASIC and FPGA are the preferred acceleration platforms on-board CNN 
due to their promising performance and high energy efficiency. They can also achieve high 
performance, but with significantly lower power consumption [19-30]. In addition, most modern high-
performance FPGA targets contain a number of integrated hardware multipliers. Thus, instead of 
mapping a multiplier into several logic gates, dedicated multipliers provided on the FPGA fabric can 
be used. So, all multiplications involved in the implementation of the fully parallel algorithm can be 
efficiently implemented using these embedded multipliers. However, their number may simply be 
insufficient to meet the requirements of a fully parallel implementation of the algorithm. If 
multiplications are implemented using hardwired multipliers within the target FPGA, this dramatically 
limits the complexity of the CNN that can be implemented. For example, the second layer of the LeNet5 
network requires 2400 multipliers [31]. This number largely exceeds the number of multipliers provided 
by many FPGAs and, especially by embedded devices. The designer uses hardwired multipliers to 
implement multiplication operations until the implemented computing unit occupies all the embedded 
hardwired multipliers. If the FPGA target runs out of embedded multipliers, the designer uses generic 
logic gates instead, and the multiplication implementation becomes expensive in terms of FPGA 
resource usage. In some cases, therefore, available logic has to be exploited to implement multipliers, 
seriously restricting the maximum number of real multiplications that can be implemented in parallel 
on a target device. This will lead to significant difficulties during the implementation of the computation 
unit. Thus, the problem of minimizing the multiplications in the development of the parallel hardware-
oriented algorithms for convolutional neural networks regardless of which platforms they will be 
implemented remains relevant. Next, we consider a number of algorithmic solutions that contribute to 
the solution of this problem. 
2. Preliminary Remarks  
The main operation of convolutional neural networks is an inner product of a vector, formed by a 
sliding time window from the current data stream with an impulse response of the M-tap finite impulse 
response (FIR) filter. In the most general case, the procedure for calculating convolution elements can 
be represented as follows: 
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where N is a length of current data stream, }{ jix  are the elements of the current data stream, }{ iw are 
the coefficients of the impulse response of the FIR filter, which are constants.  
For example, a direct application of two consecutive steps of a 3-tap FIR filter with coefficients 
},,{ 210 www to a set of four elements },,,{ 3210 xxxx  requires 4 additions and 6 multiplications:  
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S. Winograd came up with a tricky way to reduce the number of multiplications during calculating 
expression (2):  
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This trick was called the minimal filtering algorithm [7]. The values 2/)( 210 www  and 
2/)( 210 www   can be calculated in advance, then this method requires 4 multiplications and 8 
additions, which is equal to number of arithmetical operations in the direct method. Since multiplication 
is a much more complicated operation than addition, the Winograd's minimal filtering algorithm is 
more efficient than the direct method of computation. 
The above expressions exhaustively describe the entire set of mathematical operations necessary 
to perform the calculations. But, strictly speaking, they are not an algorithm, because they do not reveal 
the sequence of calculations. In addition, convolutional neural networks use FIR filters with a longer 
impulse response, for which minimal filtering algorithms have not yet been developed. 
Considering the above, the goal of this article is to develop and describe minimal filtering 
algorithms for M = 3, 5, 7, 9, 11.  
First, we define the basic operation of CTT-filtering as an application of two consecutive steps of 
an M-tap FIR filter with coefficients },...,,{ 110 Mwww to a set of elements },...,,{ 10 Mxxx . Figure 1 clarifies 
the essence of what was said. 
 
Figure 1. Illustration of the organization of calculations in accordance with the basic filtering operation.  
A more compactly introduced operation can be represented in the form of a vector-matrix product: 
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(Please note, that hereinafter, the superscript (M) will denote quantities related to the basic operation of 
minimal filtering with an M-tap filter). 
Next, we present minimal filtering algorithms using a Winograd’s trick for 3-tap FIR filter. The 
developed algorithms are distinguished by a reduced number of multiplications, which makes them 
suitable for fully parallel hardware implementation. 
3. Minimal filtering algorithms 
3.1. Algorithm 1, M=3. 
Let  ],,,[ 32104 xxxxx  be a vector that represents the input data set, 
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)3(
1
)3(
03 wwww  be a vector 
that contains the coefficients of the impulse response of 3-tap FIR filter, and  ],[ )3(1
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describing the results of using a 3-tap FIR filter. Then, a fully parallel algorithm for computation )3(2y  
using Winograd's minimal filtering method can be written with the help of following matrix-vector 
calculating procedure: 
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Figure 2 shows a data flow diagram of the proposed algorithm for the implementation of minimal 
filtering basic operation for 3-tap FIR filter. In this paper, data flow diagrams are oriented from left to 
right and straight lines in the figures denote the data transfer operations. The circles in these figures 
show the operation of multiplication by a number inscribed inside a circle. The points where the lines 
converge indicate the summation, the dashed lines indicate data transfer operations with a 
simultaneous change of sign. We use the usual lines without arrows on purpose, so as not to clutter the 
picture. In order to simplify, we also removed the superscripts of the variables in all the figures, since it 
is obvious from the figures what vector sizes we are dealing with in each case. 
 
 
Figure 2. Illustration of the organization of calculations in accordance with the basic filtering operation, 
M=3. 
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3.2. Algorithm 2, M=5. 
Let  ],...,,[ 5106 xxxx  be a vector that represents the input data set, 
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vector that contains the coefficients of the impulse response of 5-tap FIR filter, and  ],[ )5(1
)5(
0
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a vector describing the results of using a 5-tap FIR filter. Then, a fully parallel minimal filtering 
algorithm for computation )5(2y  can be written with the help of following matrix-vector calculating 
procedure: 
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Figure 3 shows a data flow diagram of the proposed algorithm for the implementation of minimal 
filtering basic operation for 5-tap FIR filter. 
 
Figure 3. Illustration of the organization of calculations in accordance with the basic filtering operation, 
M=5. 
3.3. Algorithm 3, M=7. 
Let  ],...,,[ 8109 xxxx  be a vector that represents the input data set, 
 ],...,,[ )7(6
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07 wwww  be a 
vector that contains the coefficients of the impulse response of 7-tap FIR filter, and  ],[ )7(1
)7(
0
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a vector describing the results of using a 7-tap FIR filter. Then, a fully parallel minimal filtering 
algorithm for computation )7(2y  can be written with the help of following matrix-vector calculating 
procedure: 
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Figure 4 shows a data flow diagram of the proposed algorithm for the implementation of minimal 
filtering basic operation for 7-tap FIR filter. 
 
Figure 4. Illustration of the organization of calculations in accordance with the basic filtering operation, 
M=7. 
3.4. Algorithm 4, M=9 
Let  ],...,,[ 91010 xxxx be a vector that represents the input data set,  
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vector that contains the coefficients of the impulse response of 9-tap FIR filter, and  ],[ )9(1
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a vector describing the results of using a 9-tap FIR filter. Then, a fully parallel minimal filtering 
algorithm for computation )9(2y  can be written with the help of following matrix-vector calculating 
procedure: 
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Figure 5 shows a data flow diagram of the proposed algorithm for the implementation of minimal 
filtering basic operation for 9-tap FIR filter. 
 
Figure 5. Illustration of the organization of calculations in accordance with the basic filtering operation, 
M=9. 
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3.5. Algorithm 5, M=11. 
Let  ],...,,[ 111012 xxxx  be a vector that represents the input data set, 
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vector that contains the coefficients of impulse response of 11-tap FIR filter, and  ],[ )11(1
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vector describing the results of using a 9-tap FIR filter.  
Then, a fully parallel minimal filtering algorithm for computation )11(2y  can be written with the help 
of following matrix-vector calculating procedure: 
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Fig. 6 shows a data flow diagram of the proposed algorithm for the implementation of minimal 
filtering basic operation for 11-tap FIR filter. 
 Figure 6. Illustration of the organization of calculations in accordance with the basic filtering operation, 
M=11. 
4. Implementation Complexity 
Since the lengths of the input sequences are relatively small, and the data flow diagrams 
representing the organization of the computation process are fairly simple, it is easy to estimate the 
implementation complexity of the proposed solutions. Table 1 shows estimates of the number of 
arithmetic blocks for the fully parallel implementation of the short lengths CNN-minimal filtering 
algorithms. 
Table 1. Implementation complexities of naive and proposed solutions. 
  Size 
   M 
Numbers of arithmetic blocks 
 
 Naive method Proposed algorithm 
 multipliers 
 M-input 
adders 
multipliers 
2-input 
adders 
3-input 
adders 
4-input 
adders 
5-input 
adders 
3 6 2 4 4 2 – 2 
5 10 2 7 6 – – – 
7 14 2 10 8 6 – – 
9 18 2 12 12 8 – – 
11 22 2 15 16 6 2 – 
 
As you can see, the implementation of the proposed algorithms requires fewer multipliers than the 
implementation based on naive methods of performing the filtering operations. Reducing the number 
of multipliers is especially important in the design of specialized VLSI fully parallel processors because 
minimizing the number of necessary multipliers also reduces the power dissipation and lowers the cost 
implementation of the entire system being implemented. This is because the hardware multiplier is a 
more complex unit than the adder and occupies much more of the chip area than the adder. It is proved 
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that the implementation complexity of a hardwired multiplier grows quadratically with operand size, 
while the hardware complexity of a binary adder increases linearly with operand size [32]. Therefore, a 
reduction in the number of multipliers, even at the cost of a small increase in the number of adders, has 
a significant role in the hardware implementation of the algorithm. 
5. Conclusion 
In this paper, we analyzed possibilities to reduce the multiplicative complexity of calculating basic 
filtering operations for small length impulse responses of the M-tap FIR filters, that used in convolution 
neural networks. We also synthesized new algorithms for implementing these operations for M = 3, 5, 
7, 9, 11. Using these algorithms reduces the computational complexity of basic filtering operation, thus 
reducing its hardware implementation complexity. In addition, as can be seen from Figures, the 
proposed algorithms have a pronounced parallel modular structure. This simplifies the mapping of the 
algorithms into an ASIC structure and unifies its implementation in FPGAs. Thus, the acceleration of 
computations during the implementation of these algorithms can also be achieved due to the 
parallelization of the computation processes. 
References 
1. Tadeusiewicz, R.; Chaki, R.; Chaki, N. Exploring Neural Networks with C#, CRC Press, Taylor & Francis 
Group, Boca Raton, 2014 Aggarwal, C. C. Neural Networks and Deep Learning : A Textbook. Springer 
International Publishing AG, 2018. 
2. Adhikari, S. P.; Kim, H.; Yang, C.; Chua, L. O. Building cellular neural network templates with a hardware 
friendly learning algorithm. Neurocomputing, vol. 312, 27, 2018, 276-284. 
3. Krizhevsky, A.; Sutskever, I.; Hinton, G. E. Imagenet classification with deep convolutional neural networks, 
in Proc. NIPS’12, Lake Tahoe, Nev., USA, 2012, 1097–1105. 
4. Mathieu, M.; Henaff, M.; LeCun, Y. Fast training of convolutional networks through ffts, arXiv preprint 
arXiv:1312.5851, 2013. 
5. Lin, S.; Liu, N.; Nazemi, M.; Li, H.; Ding, C.; Wang, Y.; Pedram, M. FFT-Based Deep Learning Deployment in 
Embedded Systems, arXiv:1712.04910v1 [cs.LG] 13, 2017. 
6. Abtahi, T.; Shea, C.; Kulkarni, A; Mohsenin, T. Accelerating Convolutional Neural Network with FFT on 
Embedded Hardware, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, 2018, vol. 26, no. 9, 
1737–1749. 
7. Lavin, A.; Gray, S. Fast algorithms for convolutional neural networks, in Proc. CVPR’16. Las Vegas, NV, US. 
2016, 4013–4021. 
8. Wang, X.; Wang.; Zhou, X. Work-in-Progress: WinoNN: Optimising FPGA-based Neural Network 
Accelerators using Fast Winograd Algorithm, in Proc. Int. Conf. (CODES+ISSS)’18, Turin, Italy, 2018, DOI: 
10.1109/ CODESISSS.2018.8525909 
9. Lu, L.; Liang, Y. SpWA: An Efficient Sparse Winograd Convolutional Neural Networks Accelerator on 
FPGAs”, in Proc. Int. Conf. DAC’18, San Francisco, California, USA, DOI: 10.1109/DAC.2018.8465842 
10. Xygkis, A.; Papadopoulos, L.; Moloney, D.; Soudris, D.; Yous, S. Efficient Winograd-based Convolution Kernel 
Implementation on Edge Devices. in Proc. Int. Conf. DAC’18, San Francisco, California, USA. 2016, 
DOI:10.1145/3195970.3196041 
11. Jia, Z.; Zlateski, A.; Durand, F.; Li, K. Optimizing N-Dimensional, Winograd-Based Convolution for Manycore 
CPUs,  ACM SIGPLAN Notices - PPoPP '18, 2018, vol. 53 no. 1, 109–123. 
12. Yu, J.; Hu, Y.; Ning, X.; Qiu, J.; Guo, K.; Wang, Y.; Yang, H. Instruction Driven Cross-Layer CNN Accelerator 
with Winograd Transformation on FPGA, ACM Trans. on Rec. Tech. and Syst. (TRETS), 2018, vol. 11, no 3, 227–
230.  
13. Zhao, Y.; Wang, D.; Wang, L.; Liu, P. A Faster Algorithm for Reducing the Computational Complexity of 
Convolutional Neural Networks, Algorithms, 2018, 11, 159. DOI:10.3390/a11100159. 
14. Lu, L.; Liang, Y.; Xiao, Q.; Yan, S. Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs, 
in Proc. FCCM’17, Napa, CA, USA, 2017, 101–108. 
15. Cengil, E.; Çinar, A.; Güler, Z. A GPU-based convolutional neural network approach for image classification, 
2017 International Artificial Intelligence and Data Processing Symposium (IDAP), 
DOI:10.1109/IDAP.2017.8090194 
16. Strigl, D.; Kofler, K.; Podlipnig, S. Performance and Scalability of GPU-Based Convolutional Neural Networks, 
Proceedings of the 18th Euromicro Conference on Parallel, Distributed and Network-based Processing, PDP 
2010, Pisa, Italy, February 17-19, 2010. DOI: 10.1109/PDP.2010.43. 
17. Li, X.; Zhang, G.; Huang, H. H.; Wang, Z.; Zheng, W. Performance Analysis of GPU-based Convolutional 
Neural Networks, Proceedings of 45th International Conference on Parallel Processing, 2016, 67–76. 
18. Shawahna, A.; Sait, S. M.; El-Maleh, A. FPGA-based Accelerators of Deep Learning Networks for Learning 
and Classification: A Review. arXiv:1901.00121v1 [cs.NE] 1 Jan 2019. 
19. Guo, K.; Zeng, S.; Yu, J.; Wang Y.; Yang, H. A Survey of FPGA-Based Neural Network Inference Accelerator 
arXiv:1712.08934v3 [cs.AR] 6 Dec 2018.    
20. Hoffmann, J.; Navarro, O.; Kästner, F.; Janßen, B.; Hübner, M. A Survey on CNN and RNN Implementations, 
PESARO 2017: The Seventh International Conference on Performance, Safety and Robustness in Complex 
Systems and Applications, 2017, 33-39. 
21. Liu, Z.; Chow, P.; Xu, J.; Jiang, J.; Dou, Y.; Zhou, J. A Uniform Architecture Design for Accelerating 2D and 3D 
CNNs on FPGAs, Electronics, 2019, 8, 65, 1-19, doi:10.3390/electronics8010065 
22. Chen, Y. H.; Krishna, T.; Emer, J. S.; Sze, V. Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep 
Convolutional Neural Networks”, IEEE Journal of Solid-State Circuits, 2017, vol. 52, no. 1, 127–138. 
23. Zhao, R.; Song, W.; Zhang, W.; Xing, T.; Lin, J.-H.; Srivastava, M.; Gupta, R.; Zhang, Z. Accelerating binarized 
convolutional neural networks with software-programmable fpgas, in Proc. FPGA’17, Monterey, CA, USA, 
2017, pp. 15–24. 
24. Zhang, C.; Li, P.; Sun, G.; Guan, Y.; Xiao, B.; Cong, J. Optimizing FPGA-based accelerator design for deep 
convolutional neural networks. in Proc. FPGA’15, ACM, USA, Monterey, CA, USA, 2015, 161–170. 
25. Farabet, C.; Poulet, C.; Han, J. Y.; LeCun, Y. CNP: an FPGA-based processor for convolutional networks. Proc. 
FPL 2009, IEEE, Prague, Czech Republic, 2009, 32–37. 
26. Ovtcharov, K.; Ruwase, O.; Kim, J. Y.; Fowers, J.; Strauss, K; Chung, E. S. Accelerating deep convolutional 
neural networks using specialized hardware. Microsoft Research Whitepaper, Microsoft Research, 2015, 2/22. 
27. Li, Y.; Liu, Z.; Xu, K.; Yu, H.; Ren, F. A 7.663-tops 8.2-w energy efficient fpga accelerator for binary 
convolutional neural networks, arXiv:1702.06392, Feb 2017. 
28. Qiu, J.; Wang, J.; Yao, S.; Guo, K.; Li, B.; Zhou, E.; Yu, J.; Tang, T.; Xu, N.; Song, S.; Wang, Y.; Yang, H. Going 
Deeper with Embedded FPGA Platform for Convolutional Neural Network, in Proc. FPGA’16, ACM, 
Monterey, CA, USA, 2016, 26–35. 
29. Li, H.; Fan, X.; Jiao, L.; Cao, W.; Zhou, X.; Wang, L. A high performance FPGA-based accelerator for large-
scale convolutional neural networks, in Proc. FPL’16, Lausanne, Switzerland, 2016, 1–9.  
30. Hardieck, M.; Kumm, M.; Möller, K.; Zipf, P. Reconfigurable Convolutional Kernels for Neural Networks on 
FPGAs, in Proc. Int. Conf. FPGA’19, Seaside, CA, USA, 2019, 43–52. 
31. LeCun, Y.; Bottou, L.; Bengio, Y.; Haffner, P. Gradient Based Learning Applied to Document Recognition. 
Proceedings of the IEEE, 1998, 86(11), 2278–2324. 
32. Oudjida, A. K.; Chaillet, N.; Berrandjia, M. L.; Liacha, A. A New High Radix-2r (r ≥ 8) Multibit Recoding 
Algorithm for Large Operand Size (N ≥ 32) Multipliers. Journal of low power electronics, ASP, 2013, 9, 50–62.   
 
